next up previous
Next: Pre-amp Up: An Integrated Multi-Channel Readout Previous: ASD Design

Development Status


Figure: PR96A Prototype, Fabricated in HP 1.2 CMOS. The first channel has a linear output for noise measurements, and the three remaining channels can be used for on-chamber testing.

In the last year we have fabricated two test chips in CMOS to evaluate the performance of a charge-sensitive pre-amplifier and and fast timing discriminator. The most recent chip contains three complete channels of pre-amp, additional amplification, and discriminator with low-level differential logic outputs. A block diagram is shown in Figure 3, and each element is described in more detail below.

Eric Hazen
Thu Oct 10 18:19:00 METDST 1996